

1 of 15

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
DA	5,034,964	Jul. 23, 1991	Khan et al.	—	—	
MA	4,755,937	July 5, 1989	Glier	—	—	
MA	4,875,192	Oct 17, 1989	Matsumoto	—	—	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

DA	Hansen et al., "A RISC MICROPROCESSOR WITH INTEGRAL MMU AND CACHE INTERFACE", MIPS Computer Systems, Sunnyvale, CA, IEEE 1986 pp 145-148
MA	Moussouris et al., "A CMOS PROCESSOR WITH INTEGRATED SYSTEMS FUNCTIONS", MIPS Computer Systems, Sunnyvale, CA, IEEE 1986 pp 126-130
MA	"LR2000 High Performance RISC Microprocessor Preliminary" LSI Logic Corp. 1988, pp. 1-15
MA	"LR2010 Floating Point Accelerator Preliminary" LSI Logic Corp. 1988, pp 1-20
DA	"High Speed CMOS Databook", Integrated Device Technology Inc. Santa Clara, CA, 1988 pp 9-1 to 9-14
MA	Riordan T. "MIPS R2000 Processor Interface 78-00005(C)", MIPS Computer Systems, Sunnyvale, CA, June 30, 1987, pp 1-83
MA	Moussouris, J. "The Advanced Systems Outlook-Life Beyond RISC: The next 30 years in high-performance computing", Computer Letter, July 31, 1989 (an edited excerpt from an address at the fourth annual conference on the Advanced Systems Outlook, in San Francisco, CA (June 5))

EXAMINER <i>Glenn Aune</i>	DATE CONSIDERED <i>5/12/2003</i>
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	

2 of 15

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
JA	4,330,852	May 18, 1982	Redwine et al.	—	—	
JA	4,703,418	Oct. 27, 1987	James	—	—	
JA	4,785,394	Nov. 15, 1988	Fischer	—	—	
JA	4,726,021	Feb. 16, 1988	Horiguchi et al.	—	—	
JA	4,870,562	Sept. 26, 1989	Kimoto et al.	—	—	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
JA	S56-82961	July 7, 1981	Japan	—	—	
JA	S57-14922	Jan. 26, 1982	Japan	—	—	
JA	Sho 60-80193	May 8, 1983	Japan	—	—	
JA	Sho 60-55459	Mar. 30, 1985	Japan	—	—	
JA	S61-72350	April 14, 1986	Japan	—	—	
JA	S63-142445	June 14, 1988	Japan	—	—	
JA	B63-46864	Sept. 19, 1988	Japan	—	—	
JA	S64-29951	Jan. 31, 1989	Japan	—	—	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

JA	Watanabe, T.; "Session XIX: High Density SRAMS"; IEEE International Solid State Circuits Conference pp. 266-267 (1987)
JA	Ohno, C.; "Self-Timed RAM: STRAM"; Fujitsu Sci. Tech J., 24, 4, pp 293-300 (Dec. 1988)
JA	"Fast Packet Bus for Microprocessor Systems with Caches", IBM Technical Disclosure Bulletin, pp.279-282 (Jan 1989)
JA	Gustavson, D. "Scalable Coherent Interface"; Invited Paper, COMPCON Spring '89, San Francisco, CA; IEEE, pp. 536-538 (Feb 27-Mar 3, 1989)
JA	James, D.; "Scalable I/O Architecture for Busses"; IEEE, pp. 539-544 (April 1989)

EXAMINER <i>Glenn Ave</i>	DATE CONSIDERED <i>5/12/2003</i>
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	

3 of 15

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINE R INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
MA	4,205,373	May 27, 1980	Shah et al.	—	—	
MA	4,845,670	Jul. 4, 1989	Nishimoto et al.	—	—	
MA	4,509,142	Apr. 2, 1985	Childers	—	—	
MA	4,183,095	Jan. 8, 1980	Ward	—	—	
MA	4,685,088	Aug. 4, 1987	Ianucci	—	—	
MA	4,975,872	12/04/90	Zaiki	—	—	
MA	5,016,226	05/14/91	Hiwada et al.	—	—	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
MA	0 246 767	April 28, 1987	EPO	—	—	
MA	0 334 552	Mar. 16, 1989	EPO	—	—	
MA	0 276 871	Jan. 29, 1988	EPO	—	—	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

MA	European Search Report for EPO Patent Application No. 00 101 1832
MA	European Search Report for EPO Patent Application No. 89 30 2613
MA	Z. Amitai, "New System Architectures for DRAM Control and Error Correction", Monolithic Memories Inc., Electro/87 and Mini/Mico Northeast: Focusing on the OEM Conference Record, pp. 1132, 4/31-3, (April 1987)
MA	N. Siddique, "100-MHz DRAM Controller Sparks Multiprocessor Designs", Electronic Design, pp. 138-141, (Sept 1986)
MA	H. Kuriyama et al., "A 4-Mbit CMOS SRAM WITH 8-NS SERIAL ACCESS TIME", IEEE Symposium On VLSI Circuits Digest Of Technical Papers, pp. 51-52, (June 1990)
MA	J. Chun et al., "A 1.2ns GaAs 4K Read Only Memory", IEEE Gallium Arsenide Integrated Circuit Symposium Technical Digest, pp. 83-86, (Nov. 1988)
MA	A. Fielder et al., "A 3 NS 1K X 4 STATIC SELF-TIMED GaAs RAM", IEEE Gallium Arsenide Integrated Circuit Symposium Technical Digest, pp. 67-70, (Nov. 1988)
MA	JEDEC Standard No. 21C

EXAMINER Glenn Aune	DATE CONSIDERED 5/12/2003
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	

4 of 15

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
MA	4,630,193	Dec. 16, 1986	Kris	—	—	
MA	4,710,904	Dec. 1, 1987	Suzuki	—	—	
MA	4,739,502	Apr. 19, 1988	Nozaki	—	—	
MA	4,905,201	Feb. 27, 1990	Ohira et al.	—	—	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

MA	European Search Report for EPO Patent Application No. 00 10 0018
MA	European Search Report for EPO Patent Application No. 00 10 822
MA	T.L. Jeremiah et al., "SYNCHRONOUS PACKET SWITCHING MEMORY AND I/O CHANNEL," IBM Tech. Disc. Bul., Vol. 24, No. 10, pp. 4986-4987 (Mar. 1982)
MA	L. R. Metzger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, vol. 18 No. 5, pp. 562-567 (Oct. 1983)
MA	A. Yuen et al., "A 32K ASIC Synchronous RAM Using a Two-Transistor Basic Cell", IEEE Journal of Solid State Circuits, vol. 24 No. 1, pp. 57-61 (Feb. 1989)
MA	Pelgrom et al., "A 32-kbit Variable-Length Shift Register for Digital Audio Application", IEEE Journal of Solid-State Circuits, vol. sc-22, no. 3, June 1987, pp 415-422
MA	Grover et al., "Precision Time-Transfer in Transport Networks Using Digital Crossconnect Systems", IEEE Paper 47.2 Globecom, 1988, pp 1544-1548
MA	Gustavson et al., "The Scalable Interface Project (Superbus)" (DRAFT), SCI-22 Aug 88-doc1 pp 1-16, August 22, 1988
MA	Knut Alnes, "SCI: A Proposal for SCI Operation", SCI-10Nov88-doc23, Norsk Data, Oslo, Norway, pp. 1-12, Nov. 10, 1988
MA	Knut Alnes, "SCI: A Proposal for SCI Operation", SCI-6Jan89-doc31, Norsk Data, Oslo, Norway, pp. 1-24, Jan 6, 1989
MA	Bakka et al., "SCI: Logical Level Proposals", SCI-6Jan89-doc32, Norsk Data, Oslo, Norway, pp. 1-20, Jan 6, 1989
MA	Knut Alnes, "Scalable Coherent Interface", SCI-Feb 89-doc52, (To appear in the Eurobus Conference Proceedings May 1989), pp. 1-8
MA	Boysel et al., "Four-Phase LSI Logic Offers New Approach to Computer Designer", Four-Phase Systems Inc. Cupertino, CA, Computer Design, April 1970, pp. 141-146.
MA	Boysel et al., "Random Access MOS Memory Packs More Bits To The Chip", Electronics, Feb. 16, 1970, pp. 109-146.

EXAMINER <i>Glenn Anve</i>	DATE CONSIDERED <i>5/12/2003</i>
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	

5 of 15

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
<i>GA</i>	4,206,833	04/27/93	Lee <i>Goyarts</i>	—	—	
<i>GA</i>	4,953,128	08/28/90	Kawai et al.	—	—	
<i>GA</i>	5,140,688	08/18/92	White et al.	—	—	
<i>GA</i>	5,018,111	05/21/91	Madland	—	—	
<i>GA</i>	4,845,664	07/04/89	Aichelmann, Jr. et al.	—	—	
<i>GA</i>	4,734,880	03/29/88	Collins	—	—	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

<i>GA</i>	D.T. Wong et al., "An 11-ns 8Kx18 CMOS Static RAM with 0.5- μ m Devices", IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1095-1103 (Oct. 1988)
<i>GA</i>	T. Williams et al., "An Experimental 1-Mbit CMOS SRAM with Configurable Organization and Operation", IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1085-1094 (Oct. 1988)
<i>GA</i>	D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)
<i>GA</i>	F. Miller et al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87 Conference Record, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987
<i>GA</i>	K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)
<i>GA</i>	K. Nogami et al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)
<i>GA</i>	F. Towler et al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE International Solid State Circuits Conference, (Feb. 1989)
<i>GA</i>	M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference
<i>GA</i>	D. Wendell et al. "A 3.5ns, 2Kx9 Self Timed SRAM", 1990 IEEE Symposium on VLSI Circuits (Feb 1990)
<i>GA</i>	S. Watanabe et al., "AN Experimental 16-Mbit CMOS DRAM Chip with a 100-MHz Serial READ/WRITE Mode", IEEE Journal of Solid State Circuits, vol. 24 No. 3, pp. 763-770 (June 1982)
<i>GA</i>	K. Numata et al. "New Nibbled-Page Architecture for High Density DRAM's", IEEE Journal of Solid State Circuits, vol. 24 No. 4, pp. 900-904 (Aug. 1989)
<i>GA</i>	H. L. Kalter et al. "A 50-ns 16Mb DRAM with a 10-ns Data Rate and On-Chip ECC" IEEE Journal of Solid State Circuits, vol. 25 No. 5, pp. 1118-1128 (Oct 1990)
<i>GA</i>	J. Sonntag et al. "A Monolithic CMOS 10MHz DPLL for Burst-Mode Data Retiming", IEEE International Solid State Circuits Conference (ISSCC) February 16, 1990

EXAMINER <i>Glenn Anve</i>	DATE CONSIDERED <i>5/12/2003</i>
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	

6 of 15

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
<i>BA</i>	4,649,511	03/10/97	Gdula	—	—	
<i>BA</i>	4,860,198	08/22/89	Takenaka	—	—	
<i>BA</i>	3,969,706	07/13/76	Proebsting et al.	—	—	
<i>BA</i>	4,766,536	08/23/88	Wilson, Jr. et al.	—	—	
<i>BA</i>	4,998,262	03/05/91	Wiggers	—	—	
<i>BA</i>	4,757,473	07/12/88	Kurihara et al.	—	—	
<i>BA</i>	4,792,926	12/20/88	Roberts	—	—	
<i>BA</i>	4,811,202	03/07/89	Schabowski	—	—	
<i>BA</i>	5,034,917	07/23/91	Bland et al.	—	—	
<i>BA</i>	5,301,278	04/05/94	Bowater et al.	—	—	
<i>BA</i>	5,153,856	10/06/92	Takahashi	—	—	
<i>BA</i>	4,853,896	08/01/89	Yamaguchi	—	—	
<i>BA</i>	4,747,079	05/24/88	Yamaguchi	—	—	
<i>BA</i>	4,945,516	07/31/90	Kashiyama	—	—	
<i>BA</i>	4,445,204	04/24/84	Nishiguchi	—	—	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

<i>BA</i>	M. Horowitz et al., "MIPS-X: A 20-MIPS Peak 32-bit Microprocessor with On-Chip Cache", IEEE Journal of Solid State Circuits, vol. 22 No. 5, pp. 790-799 (Oct. 1987)
<i>BA</i>	R. L. Schmidt, "A memory Control Chip for Formatting Data into Blocks Suitable for Video Coding Applications", IEEE Transactions on Circuits And Systems, vol. 36 No. 10, pp. 1275-1280 (Oct 1989)
<i>BA</i>	L. R. Metzger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, vol. SC-18 No. 5, pp. 561-567 (Oct. 1983)
<i>BA</i>	A. L. Yuen, "A 32K ASIC Synchronous RAM Using a Two-Transistor Basic Cell", IEEE Journal of Solid State Circuits, vol. 24 No. 1, pp. 57-61 (Oct. 1989)

EXAMINER <i>Glynn Anne</i>	DATE CONSIDERED 5/12/2003
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	

7 of 15

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
MA	5,051,389	09/24/91	Fung et al.	—	—	
MA	5,361,277	11/01/94	Grover	—	—	
MA	4,954,987	09/04/90	Auvinen et al.	—	—	
MA	4,570,220	02/11/86	Tetrick et al.	—	—	
MA	4,247,817	01/27/81	Heller	—	—	
MA	4,519,034	05/21/85	Smith et al.	—	—	
MA	3,691,534	09/12/72	Varadi et al.	—	—	
MA	4,920,486	04/24/90	Nielsen	—	—	
MA	4,263,650	04/21/81	Bennett et al.	—	—	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

MA	S.K. Kwon et al., "Memory Chip Organizations For Improved Reliability In Virtual Memories", IBM Technical Bulletin vol. 25 No. 6, pp. 2952-2957 (Nov 1982)
MA	J. Peterson, "System-Level Concerns Set Performance Gains", High Performance Systems, pp. 71-77 (Sept. 89)
MA	N. Margulis, "Single Chip CPU Eases Single Chip System Design", High Performance Systems, pp. 34-44 (Sept. 89)
MA	F. Nart, "Multiple Chips Speed CPU Subsystems", High Performance Systems, pp. 46-55 (Sept. 89)
MA	D.T. Wong, "An 11-nS 8Kx18 CMOS Static RAM with 0.5-um Devices", IEEE Journal of Solid State Circuits, vol. 23, No. 5, pp. 1095-1103 (Oct. 1988)
MA	A. Agarwal et al., "An Evaluation of Directory Schemes for Cache Coherence", IEEE, pp. 280-289, 1988

EXAMINER <i>Glenn Anne</i>	DATE CONSIDERED <i>5/12/2003</i>
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	

8 of 15

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
MA	4,719,602	01/12/88	Hag et al.	—	—	
MA	5,023,488	06/11/91	Gunning	—	—	
MA	4,754,433	06/28/88	Chin et al.	—	—	
MA	3,771,145	11/06/73	Wiener	—	—	
MA	5,021,985	06/04/91	Hu et al.	—	—	
MA	4,821,226	04/11/89	Christopher et al.	—	—	
MA	4,882,712	11/21/89	Ohno et. al.	—	—	
MA	4,951,251	08/21/90	Yamaguchi et al.	—	—	
MA	4,928,265	12/29/92	Higuchi-Reighe et al.	—	—	
MA	5,107,465	04/21/92	Fung et al.	—	—	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

MA	D. Hawley, "Superfast Bus Supports Sophisticated Transactions", High Performance Systems, pp. 90-94 (Sept. 89)
MA	M. Bazes, A Programmable NMOS DRAM Controller for Microcomputer Systems with Dual Port Memory and Error Checking and Correction", IEEE Journal of Solid State Circuits, vol. SC-18, No. 2, pp. 164-172 (April 1983)
MA	D. Wendell et al., "A 3.5ns Self Timed SRAM", IEEE 1990 Symposium on VLSI Circuits pp. 49-50
MA	J. Chun et al., "A pipelined 650 MHz GaAs 8K ROM with Translation Logic" IEEE 1990 GaAs IC Symposium, pp 139-142
MA	A. L. Yuen, "A 32K ASIC Synchronous RAM Using a Two-Transistor Basic Cell", IEEE Journal of Solid State Circuits, vol. 24 No. 1, pp. 57-61 (Oct. 1989)
MA	Tomoji Takada et al., "A Video Codec LSI for High-Definition TV Systems with One-Transistor DRAM Line Memories," IEEE Journal of Solid-State Circuits, Vol. 24, No. 6, pp. 1656-1659 (Dec. 1989)
MA	Amitai, Z., "Burst Mode Memories Improve Cache Design," WESCON/90 Conference Record, pp. 29-32 (Nov. 1990)

EXAMINER	Glenn Auva	DATE CONSIDERED	5/12/2003
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.			

9 of 15

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
RA	4,623,735	05/05/87	Novak, et. al	—	—	
RA	5,684,753	11/04/97	Hashimoto, et al	—	—	
RA	4,322,635	03/30/87	Redwine	—	—	
RA	4,916,670	04/10/90	Suzuki et al.	—	—	
RA	5,006,982	04/09/91	Ebersole et al.	—	—	
RA	4,636,986	01/13/87	Pinkham	—	—	
RA	4,979,145	12/18/90	Remington et al.	—	—	
RA	5,276,846	01/04/94	Aichelmann Jr., et. al	—	—	
RA	4,761,567	Aug. 2, 1988	Walters, Jr. et al.	—	—	
RA	5,101,117	Mar. 31, 1992	Johnson et al.	—	—	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

RA	Ikeda, Hiroaki et al., "100 MHz Serial Access Architecture for 4MB Field Memory," Symposium of VLSI Circuits, Digest of Technical Papers, pp. 11-12 (Jun. 1990)
RA	Takasugi, A. et al., "A DATA TRANSFER ARCHITECTURE FOR FAST MULTI-BIT SERIAL ACCESS MODE DRAM", 11TH European Solid State Circuits Conference, Toulouse France pp. 161-165 (Sep. 1985)
RA	Ray Pinkham et al., "A 128Kx8 70-MHz Multiport Video RAM with Auto Register Reload and 8x4 WRITE Feature," IEEE Journal of Solid State Circuits, vol. 23, no. 3, pp. 1133-1139 (Oct. 1988)
RA	Graham, Andy et al., "Pipelined static RAM endows cache memories with 1-ns speed", Electronic Design pp. 157-170 (Dec. 1984)
RA	Robert J. Lodi et al., "Chip and System Characteristics of a 2048-Bit MNOS-BORAM LSI Circuit," IEEE International Solid-State Circuits Conference, (Feb. 1976)
RA	Pinkham, Raymond, "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications," IEEE Journal of Solid-State Circuits, Vol. SC-19, No. 6, pp. 999-1007 (Dec. 1984)
RA	Ishimoto, S. et al., "A 256K Dual Port Memory," ISSCC Digest of Technical Papers, p. 38-39 (Feb. 1985)
RA	Robert J. Lodi et al., "MNOS-BORAM Memory Characteristics," IEEE Journal of Solid-State Circuits, vol. SC-11, No. 5, pp. 622-631 (Oct. 1976)
RA	Dave Bursky, "ADVANCED SELF-TIMED SRAM PARES ACCESS TIME TO 5 NS", Electronic Design, pp. 145-147 (Feb. 22, 1990)

EXAMINER <i>Glen Anne</i>	DATE CONSIDERED <i>5/12/2003</i>
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	

10 of 15

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
DA	4,482,999	11/13/84	Janson et al.	-	-	
MA	5,029,124	07/02/91	Leahy et al.	-	-	
DA	5,193,193	03/09/93	Iyer	-	-	
DA	4,926,385	05/15/90	Fujishima et al.	-	-	
DA	4,566,099	01/21/86	Magerl	-	-	
DA	4,803,621	02/07/89	Kelly	-	-	
DA	4,589,108	05/13/86	Billy	-	-	
DA	4,870,622	09/26/89	Aria et al.	-	-	
DA	4,878,166	10/31/89	Johnson et al.	-	-	
DA	4,849,965	07/18/89	Chomel et al.	-	-	
DA	4,851,990	07/25/89	Johnson et al.	-	-	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
DA	sho 58-31637A	Feb 24, 1983	Japan			
DA	sho 59-165285A	Mar. 11, 1983	Japan			
DA	sho 60-261095A	June 6, 1984	Japan			
DA	sho 63-300310	Dec. 7, 1988	Japan			
DA	hei 2-8950	Jan 12, 1990	Japan			
DA	sho 58-184626A	Oct 28, 1983	Japan			
DA	0 276 871	03/08/88	EPO			

EXAMINER Glenn Aune	DATE CONSIDERED 5/12/2003
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	

11 of 15

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
BA	4,528,661	07/09/85	Bahr et al.	-	-	
HA	4,048,673	09/13/77	Hendric et al.	-	-	
DA	4,748,617	05/31/88	Drewlo	-	-	
LA	4,839,801	06/13/89	Nicely et al.	-	-	
JA	4,949,301	08/14/90	Joshi et al.	-	-	
PA	3,950,735	04/13/76	Patel	-	-	
KA	4,047,246	09/06/77	Kerllenevich et al.	-	-	
MA	4,763,249	08/09/88	Bomba et al.	-	-	
OA	4,625,307	11/25/86	Tulpule et al.	-	-	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
MA	SHO 58-192154	Nov. 9, 1983	Japan	-	-	
MA	SHO 63-34795	Feb. 15, 1988	Japan	-	-	
MA	SHO 61-107453	May 26, 1986	Japan	-	-	
MA	SHO 63-91766	April 22, 1988	Japan	-	-	
MA	SHO 62-16289	Jan. 24, 1987	Japan	-	-	
MA	SHO 61-160556	Oct. 4, 1986	Japan	-	-	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

MA	Hans-Jurgen Mattausch et al., "A Memory-Based High-Speed Digital Delay Line with a Large Adjustable Length," IEEE Journal of Solid-State Circuits, vol. 23, no. 1, pp. 105-110 (Feb. 1988)
MA	Lineback, J. Robert, "System Snags Shouldn't Slow the Boom in Fast Static RAMs," Electronics, pp. 60-62 (July 23, 1997)
MA	Kanopoulos, Nick and Jill H. Hallenbeck, "A First-In, First-Out Memory for Signal Processing Applications," IEEE Transactions on Circuits and Systems, Vol. CAS-33, No. 5, pp. 556-558 (May 1986)

EXAMINER <i>Glenn Anne</i>	DATE CONSIDERED <i>5/12/2003</i>
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	

12 of 15

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
<i>MA</i>	3,691,534	09/12/72	Veradi, et al	—	—	
<i>MA</i>	3,771,145	11/06/73	Wiener	—	—	
<i>MA</i>	4,536,795	08/20/85	Hirota, et al	—	—	
<i>MA</i>	4,629,909	12/16/86	Cameron	—	—	
<i>MA</i>	4,631,659	12/23/86	Hayne, et al	—	—	
<i>MA</i>	4,858,113	08/15/89	Saccardi	—	—	
<i>MA</i>	4,499,536	02/12/85	Gemma et al.	—	—	
<i>MA</i>	4,648,102	03/03/87	Riso, et al	—	—	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
<i>MA</i>	EP 0424774	05/02/91	EPO	—	—	
<i>MA</i>	EP 0449052	03/29/90	EPO	—	—	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

<i>MA</i>	Takasugi, A. et al., "A Data-Transfer Architecture for Fast Multi-Bit Serial Access Mode DRAM," 11 th European Solid State Circuits Conference, Toulouse, France pp.161-165 (Sep. 1985)
<i>MA</i>	Fagan, J.L., "A 16-kbit/Nonvolatile Charge Addressed Memory," IEEE Journal of Solid-State Circuits, Vol. SC-11, No. 5, pp. 631-636 (Oct. 1976)
<i>MA</i>	Schmitt-Landsiedel, Doris, "Pipeline Architecture for Fast CMOS Buffer RAMs," IEEE Journal of Solid-State Circuits, Vol. 25, No. 3, pp. 741-747 (Jun. 1990)

EXAMINER <i>Gleny Anne</i>	DATE CONSIDERED <i>5/12/2003</i>
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	

13 of 15

PTO-1449 (Modified): U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
MA	4,825,287	04/25/89	Baji, et. al	—	—	
MA	4,845,677	07/04/89	Chappell, et. al	—	—	
MA	4,873,671	10/10/89	Kowshik, et. al	—	—	
MA	4,876,670	10/24/89	Nakabayashi, et. al	—	—	
MA	5,179,667	01/12/1993	Iyer	—	—	
MA	4,901,036	02/13/90	Herold, et. al	—	—	
MA	4,970,418	11/13/90	Masterson	—	—	
MA	5,210,715	05/11/93	Houston	—	—	
MA	4,928,265	05/22/90	Higuchi et al.	—	—	
MA	4,953,130	08/28/90	Houston	—	—	
MA	5,251,309	10/05/93	Kinoshita et al.	—	—	
MA	4,099,231	07/01/78	Kotok et al.	—	—	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
MA	EP 0218523	05/30/89	EPO	7		
MA	JP-A-1-236494	09/21/89	JP			
MA	Sho 62-71428	03/27/87	JP			
MA	EP 0282735	09/21/88	EPO			

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

MA	1989 GaAs IC Data Book & Designers Guide, Gigabit Logic Inc. (Aug 1989)
MA	"IC's for Entertainment Electronics, Picture in Picture System Edition 8.89", Siemens AG, 2/89

EXAMINER	Glen Aum	DATE CONSIDERED	5/12/2002
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.			

14 of 15

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
DA	5,099,481	04/24/92	Miller	—	—	
DA	5,016,226	05/14/91	Hiwada, et. al	—	—	
DA	5,023,835	06/11/91	Akimoto, et. al	—	—	
DA	5,036,495	07/30/91	Busch, et. al	—	—	
DA	5,111,486	05/05/92	Oluboni, et. al	—	—	
DA	5,123,100	06/16/92	Hisada, et. al	—	—	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
DA	WO 89/12936	12/28/89	PCT	—	—	
DA	JP 62-51509	03/06/87	Japan	—	—	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

DA	Svensson, Christer, "High Speed CMOS Chip to Chip Communications Circuit," IEEE International Symposium on Circuits and Systems, pp. 2228-2231 (Jun. 1991)
DA	Wakayama, Myles, "A 30-MHz Low-Jitter High-Linearity CMOS Voltage-Controlled Oscillator," IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 6, pp. 1074-1081 (Dec. 1987)
DA	Iqbal, Mohammad Shakaib, "Internally Timed RAMs Build Fast Writable Control Stores," Electronic Design, pp. 93-96 (August 25, 1988)
DA	Schnaitter, William M. et al., "A 0.5-GHz CMOS Digital RF Memory Chip," IEEE Journal of Solid-State Circuits, vol. SC-21, no. 5, pp. 720-726 (Oct. 1986)
DA	Whiteside, Frank, "A Dual-Port 65ns 64Kx4 DRAM with a 50MHz Serial Output," IEEE International Solid-State Circuits Conference Digest (Feb. 1986)
DA	Wu, Jich-Tsong, "A 100-MHz Pipelined CMOS Comparator," IEEE Journal of Solid-State Circuits, Vol. 23, No. 6, pp. 1379-1385 (Dec. 1988)
DA	Motorola MC88200 Cache/Memory Management Unit User's Manual, Motorola Inc. 1989
DA	B. Ramakrishna et al., "The Cydra 5 Departmental Supercomputer Design Philosophies, Decisions, and Trade-offs" Computer IEEE, Jan 1989 pp. 12-35

EXAMINER	Glenn Anne	DATE CONSIDERED	5/12/2003
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.			

15 of 15

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
MA	4,933,953	Jun. 12, 1990	Yagi	—	—	
MA	5,133,064	Jul. 21, 1992	Hotta et al	—	—	
MA	5,184,027	Feb. 2, 1993	Masuda et al.	—	—	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION TERMS
MA	JP 1284132	Nov 15, 1989	Japan	—	—	
MA	EP 0 329 418 A2	Aug 23, 1989	EPO	—	—	
MA	JP 1043894	Feb. 16, 1989	Japan	—	—	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

MA	"Intel MCS-4 Micro Computer Set", Intel Corporation, Santa Clara, CA, 1972, (pp.1-12)
MA	"MIPS R3010 coprocessor", IEEE Micro June 1988, (pp.54-62)
MA	"Intel MCS-4 Micro Computer Set Users Manual", Intel Corporation, Santa Clara, CA, March 1972, (pp.1-26, and 60-68)
MA	"Bipolar/MOS Memories Data Book", Advanced Micro Devices, Sunnyvale, CA, 1986 (pp. 4-143 to 4-163)
MA	"Memories 1986-87 Databook", Fujitsu Inc., 1986 (pp. 1-102 to 1-128)
MA	"MIPS Chip Set Implements Full ECL CPU" Microprocessor Report, MicroDesign Resources Inc., Vol. 3: No. 12; Dec. 1989
MA	"R6000 System Bus & R6020 SBC Specification" MIPS Computer Systems Inc., Sunnyvale, CA, Aug 22, 1989
MA	R.A. Volz et al., "POSITION PAPER ON GLOBAL CLOCK FOR THE FUTUREBUS +", SCI - 1989 - doc-59, pp. 1-9
MA	"ECL bus controller hits 266 Mbytes/s" Microprocessor Report, MicroDesign Resources Inc., Vol. 4: No. 1; Pg. 12, Jan. 24, 1990

EXAMINER <i>Glen A. Am...</i>	DATE CONSIDERED <i>5/12/2007</i>
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.



#5

Sheet 1 of 1

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. RA001C13	SERIAL NUMBER 10/037,171
	APPLICANT(S) FARMWALD ET AL.	
	FILING DATE December 21, 2001	GROUP ART UNIT 2181

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
MA	4,922,141	May 1, 1990	Lofgren et al.	—	—	
MA	4,253,147	Feb. 24, 1981	MacDougall et al.	—	—	
MA	6,345,321	Feb. 5, 2002	Litaize et al.			

RECEIVED

OCT 30 2002

Technology Center 2100

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
MA	0 329 418	Aug. 23, 1989	United Kingdom	—	—	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

MA	Ralston, E.D. Rcilly, "Encyclopedia of Computer Science", Chapman & Hall, 1983, page 1471
MA	S.A. Ward, R.H. Halstead, "Computation Structures", The MIT Press, McGraw-Hill Book Company, 1990, pages, 174-175, 93, 250-251, and 258-259
MA	Betty Prince, "Semiconductor Memories", Second Edition, John Wiley & Sons, 1991, pages 251, 310, 314, 200-201, 467

EXAMINER <i>Glen Anne</i>	DATE CONSIDERED <i>5/12/2003</i>
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	